Search code examples
Can the compiler choose memory ordering for atomic operations?...


cthread-safetyatomiccompiler-optimizationmemory-barriers

Read More
Compiler barrier for X86 lock prefixed instruction...


cassemblyx86inline-assemblymemory-barriers

Read More
Memory barriers in virtual environments - do they interrupt other cores?...


c++performancecpu-architectureatomicmemory-barriers

Read More
Making sense of Memory Barriers...


javax86volatilememory-barriers

Read More
How is load->store reordering possible with in-order commit?...


armcpu-architecturememory-barriers

Read More
Can the hardware reorder an atomic load followed by an atomic store, if the store is conditional on ...


c++multithreadingcpu-architectureatomicmemory-barriers

Read More
C++ happens-before relationship and memory_order_consume...


c++concurrencyatomicmemory-barriers

Read More
Atomicity of loads and stores on x86...


c++x86cpu-architectureatomicmemory-barriers

Read More
Understanding sequential consistency fence in C++...


c++memory-barriersstdatomic

Read More
Can a channel's Drop omit Acquire ordering, as in the Rust Atomics and Locks book?...


multithreadingrustatomicchannelmemory-barriers

Read More
Is reordering really a useful concept for multithread program reasoning?...


c++language-lawyeratomicmemory-barriersmemory-model

Read More
Why does ThreadSanitizer report a race with this lock-free example?...


c++11race-conditionmemory-barriersthread-sanitizer

Read More
What are the correct memory orders to use when inserting a node at the beginning of a lock free sing...


c++c++17lock-freememory-barriersstdatomic

Read More
How does libcxx std::counting_semaphore implement "Strongly happens before" for release / ...


c++language-lawyerc++20memory-barriersstdatomic

Read More
If `std::atomic_thread_fence(std::memory_order_acquire);` doesn't have an "associated atomi...


c++concurrencyatomicmemory-barriersstdatomic

Read More
Why is an acquire barrier cannot stop a reordering around a branch?...


c++atomicarm64memory-barriersinstruction-reordering

Read More
How to infer whether a global sequence is valid or not with std::memory_order_seq_cst?...


c++multithreadingc++11memory-barriersstdatomic

Read More
Is there an issue with "cache coherence" on C++ multi-threading on Windows?...


c++multithreadingcpu-architectureatomicmemory-barriers

Read More
What Store/Store reordering do modern CPUs do in practice?...


arm64riscvmemory-barriersmemory-model

Read More
ARMv8.3 meaning of rcpc...


armcpu-architecturememory-barriersmemory-modelarmv8

Read More
Memory fences: acquire/load and release/store...


c++memory-barrierslock-freestdatomicmemory-model

Read More
C++ atomics acquire/release and RMW - can one acquire load sync with multiple release RMWs?...


c++multithreadingatomicmemory-barriersstdatomic

Read More
Does C++ `memory_order_seq_cst` guarantee load of other variables in the current thread?...


c++multithreadingc++20memory-barriersstdatomic

Read More
GCC wiki memory barrier example...


c++gccmemory-barriers

Read More
Confusing orderings in C++ with memory_order_acq_rel vs memory_order_seq_cst...


c++multithreadingc++20memory-barriersstdatomic

Read More
The sequential consistent order of C++11 vs traditional GCC built-ins like `__sync_synchronize`...


multithreadingc++11c11memory-barriershappens-before

Read More
What is the effect of read-modify-write intermediates using std::memory_order_acq_rel on a release s...


c++atomicmemory-barriers

Read More
Does a syscall automatically imply a memory barrier/read values sequentially consistent (specificall...


c++linuxatomicmemory-barriersfutex

Read More
Visibility of atomic operations with seq-cst fences in C++20...


c++language-lawyermemory-barriersstdatomicmemory-model

Read More
Proper Use of Atomics for an Asynchronous Iterator with Multiple Producers and Consumers in c++20...


c++multithreadingc++20memory-barriersstdatomic

Read More
BackNext