digital-logic Examples and Free Source Code

How to simplify circuits...

logic computer-science cpu-architecture circuit digital-logic

What is the output of a moore state machine?...

vhdl state-machine digital-logic

Design does not fit ispLEVER...

vhdl digital-logic digital-design

Implementation of 8:1 MUX using 3:8 decoders and 2 input gates...

cpu-architecture decoder digital-logic

Chisel3 REPL Vec assignment into module only works after eval...

chisel digital-logic

Chisel3 REPL peek value is correct but expect fails in test...

fpga chisel digital-logic

How to test modules with bundle/vec input?...

chisel digital-logic

C/Digital Logic - Why are my zero-initialized variables changing value?...

c variables digital-logic

How would you write a SystemVerilog Function that adds an even parity bit to a 7-bit vector?...

system-verilog digital-logic

How CPUs implement Instructions like MUL/MULT?...

assembly boolean cpu low-level digital-logic

Two ways to write pipeline in verilog, which one is better?...

verilog pipeline digital-logic

I am writing a SystemVerilog Testbench for a module that models a schematic, but don't know why ...

system-verilog digital-logic questasim digital-design

No state initialization or change for FSM in verilog...

verilog simulation digital-logic

How to use parameterized bitwidth for a constant value in Verilog?...

verilog system-verilog hdl digital-logic register-transfer-level

Latches are transparent to half of the clock cycle. Means?...

verilog digital digital-logic

HDL counter and flag coding style...

verilog hdl digital-logic

Why were bitwise operations slightly faster than addition/subtraction operations on older microproce...

c bit-manipulation bitwise-operators cpu-architecture digital-logic

And / or in java...

java digital-logic

Analyzing output of a digital circuit with MUX...

boolean-logic boolean-expression digital-logic

ERROR: 'Checker 'xor_module_b' not found. Instantiation 'x0_1' must be of a visi...

verilog digital-logic vlsi register-transfer-level

How to Improve my experience in VHDL?...

hardware vhdl fpga digital-logic

How do I encrypt a 4 bit number using multiple patterns?...

encryption encoding circuit digital-logic

Digital logic - mealy state machines?...

hardware state-machine circuit digital-logic

How to handle loops in a digital logic simulator?...

loops circuit digital-logic

Making a C17 circuit in C++...

c++circuit digital-logic

What is the USART digital logic in AVR microcontrollers?...

avr atmel digital-logic usart atmega16

Confusion in VHDL code...

vhdl multiplication digital-logic

Arithmetic mean of a register in vhdl...

vhdl fpga xilinx xilinx-ise digital-logic

SystemVerilog: S-R Latch doesn't work correctly...

verilog system-verilog digital-logic flip-flop

What is the maximum number of inputs for any logic gate?...

logic boolean-logic digital-logic